A series-parallel resonant converter employing (LC)(LC)-type tank circuit is presented and is analyzed using complex ac circuit analysis. Design curves are obtained and the converter is optimized under certain constraints. Detailed SPICE simulation results are presented to evaluate the performance of the designed converter under varying load conditions. Results obtained from an experimental converter are also presented. The results obtained from the theory, SPICE simulation and the experimental converter are compared. The proposed converter has high efficiency from full load to very light load (< 10%). Variation in the switching frequency for a wide variation in the load (load open circuit to full load) is narrow compared to the series resonant converter.
I. INTRODUCTION
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A number of high-frequency (HF) resonant converter configurations have been reported in the literature [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] . Series resonant converter (SRC) is the simplest and well documented configuration [ 11. Series resonant converters have high efficiency from full load to part load. But the major disadvantage of series resonant converter is the difficulty in regulating the converter output voltage at light loads, i.e. they require very wide variation in switching frequency for load regulation.
In an attempt to improve the performance of resonant converters, higher order resonant converters have been proposed (eg.
[3]- [15] ). It has been shown by a number of authors that the LCC-type parallel resonant converter (also called as series-parallell resonant converter [3]- [6] ) has a number of desirable features compared to other resonant converter configurations. Although this converter has good efficiency from full-load to about 50% load, its efficiency falls below 50% load since the converter takes the properties of parallel resonant converter. This is because, the peak current through the high-frequency (HF) switches do not decrease in proportion to the load for load currents below about 50% of full load. A modified (LCL-type) SRC presented in [ INDIA load regulation), but has higher voltage stress on the output rectifier diodes. Fig. 1 shows the circuit diagram of the proposed (LC)(LC)-type series-parallel converter. This converter was first proposed for telecommunication applications in [7] and the converter was operated below resonance (leading pf mode). This type of operation resulted in audible noise and reduced efficiency for load currents below about 70% of rated load. These problems can be overcome by operating the converter in above resonance (lagging pf) mode [5] and optimizing the converter design. Therefore, objectives of this paper are to present detailed analysis, to obtain design curves, to select the component values for an optimized converter, to present detailed simulation and experimental results for the proposed converter.
The layout of this paper is as follows: Section I1 presents the operation of the converter.The converter is analyzed using complex ac circuit analysis in section 111. The design procedure is illustrated by a design example in section IV. The converter is optimized under certain constraints. The converter designed in section IV will be simulated using SPICE simulation program in section V. Detailed experimental results obtained from a 100 W experimental converter are presented in section VI to verify the theory. Fig. 1 shows the basic circuit diagram of (LC)(LC)-type series-parallel resonant converter. Capacitive output filter is used. One can also place the parallel resonant circuit (LpCp) either on the secondary-side ( Fig. 2(a) ) of the HF transformer or on a tertiary-winding ( Fig. 2(b) ).
OPERATING PRINCIPLE
With these arrangements, the leakage inductances of the HF transformer can be utilized as part of resonating inductor(s). The operating principle of the converter can be understood by referring to the typical operating waveforms (obtained from SPICE simulation) shown in Fig. 3 . The converter is operated in the lagging pf mode (above resonance mode) with D1 (or D2) conducting prior to the tum-on of S 1 (or S2) resulting in zero voltage turn-on of SI and S2. The voltage input at the LF 'L rectifier input terminals is nearly a square-wave with an amplitude nearly equal to the output load voltage.
STEADY-STATE ANALYSIS
In this section, the (LC)(LC)-type series-parallel resonant converter is anlayzed using complex ac circuit analysis method [5, 9] . This approach gives good design values as verified in this paper. Expressions for the converter gain and component ratings are derived in this section. Once the converter is designed at full-load using this simple analysis, its performance can be evaluated using SPICE simulation as done in section V.
A. Assumptions Used:
The following assumptions are made in the analysis 1) The switches, diodes, inductors, capacitors, and snubber components are ideal.
2) The effect of snubbers is neglected.
3) The HF transformer is ideal. where R i is the primary-side reflected load resistance given bY Fig. 4 shows the phasor circuit model used for the analysis. Based on this model, the steady-state analysis of the converter using complex ac circuit analysis is presented in the next section.
All the equations presented are normalized using the base quantities: The normalized quantities are represented by additional subscript "pu".
Following the procedure presented in [5, 9] and using complex circuit analysis in Fig. 4 , it can be shown that the output voltage of the converter referred to the primary-side (i.e. converter gain) is given by where
(51
wsr= l/(L,CJ'" rads (10) f, is the switching frequency.
The equivalent impedance Zeq (in per unit) looking into the terminals AB is given by where
The inverter output peak current (same as the switch peak current) is given by The per unit value of the initial current 1, (at t = 0, Fig. 3 ) is given by where The peak voltage across the capacitor C,, the peak current through the parallel branch (i.e. through inductor Lp and capacitor C,), and the peak voltage across Cp are
IV. DESIGN
Using the analysis presented in section 111, design curves are obtained for various ratios of LJLp and CJCp. This is illustrated by a design example. The specifications of the half-bridge converter designed are:
Input supply voltage, 2E = 100 V, output power, load voltage, Vo = 48 V, switching fiequency, f, = 100 kHz.
The total kVA rating of the tank circuit per kW of output power; converter gain (M, P.u.); and inverter output peak current; with variation infs,,, (ratio of switching frequency to Series resonance frequency) are plotted in Figs. 5(a) to (c) for different ratios of LJLp and CJC,. These curves are obtained for maximum power output condition and for lagging pf mode of operation. I, (using (19)) must be negative for lagging pf mode of operation.
The converter is optimized for (a) minimum kVA rating of tank circuit per kW of output power, (b) minimum inverter output peak current, (c) minimum variation in switching frequency for full load to no load voltage regulation.
It can be observed that for a given Q, and&, as the value of LJLp increases ( Fig. 5(a)(i)-(iii) ), kVAkW rating of the tank circuit increases (i.e. tank circuit size increases).
However, the switching frequency variation required for voltage regulation decreases (Fig. 5(b)(i)-(iii) ). For low inverter output peak current (same as the switch peak current), switching frequency must be nearly equal to the series resonance frequency (with some margin for ensuring enough turn-off time for the switches), i.e.f,, must be nearly equal to 1 (Fig. 5(c)(i)-(iii) ). Lower inverter ouput peak current increases the efficiency of the converter. In addition, it can be observed that the k V M W rating decreases with the value of Q,. This also decreases the inverter output peak current at full-load.
Based on the optimization constraints and the observations made from the design curves, following values were selected in the design example:
The normalized output voltage (using (4) Since LJLp = 0.1 and CJCp = 2 are chosen,
The peak value of current to be carried by the switches, the inductor Lp and the capacitor C , at full-load is given by (1 8), I h p = 3.21 A.
The peak voltage across C , , the peak current through Lp, and the peak voltage across Cp (using (21)- (23)) are approximately given by Vcsp=73.8 V, I,r+p=0.213 A, and Vcpp= 13.9 V.
V. SPICE SIMULATION RESULTS
The converter designed in section IV has been simulated using SPICE program for varying load conditions. Fig. 6 shows some of the waveforms obtained for full load to almost load open circuit condition. In all these waveforms, switching frequency was adjusted (after a number of simulation runs) such that load voltage remains the same as the value obtained at full-load. It is clear from these waveforms that the variation in switching frequency required is narrow tlnd the inverter output peak current reduces almost in proportional to the load. Under no load condition, current through L, is the same as current through Lp. Table I summarizes the results obtained from the simulation.
VI. EXPERIMENTAL RESULTS
The results obtained from an experimental converter are presented in this section. The details of the 100 W experimental converter built using the MOSFETs as the switches are given in Fig. 7 . Typical waveforms obtained from the experimental converter (operating in the lagging pf mode) are shown in Fig. 7 for variations in the load from fullload value to very light-load (approximately 10%) condition. In all these waveforms, the output load voltage was held constant at 40 V (obtained at the full-load). The switching frequency was varied to regulate the output load voltage. It can be easily observed from Fig. 7 that the inverter output peak current decreases from about 3 A at full-load to approximately 0.3 A at 10% load. Table I1 
VII. CONCLUSIONS
In this paper, (LC)(LC)-type series-parallel resonant converter operating in the lagging pf mode has been proposed and analyzed using complex ac circuit analysis method. Analysis presented has been used to obtain design curves. A simple design procedure has been illustrated using a design example of 100 W converter. Detailed SPICE simulation results have been presented to evaluate the performance of the converter for varying load conditions. It can be observed from the results that the inverter output peak current (same as the switch peak current) reduces with the load current thus having high efficiency even at very light load conditions and, therefore maintains the advantages of the standard SRC. It has also been shown that the converter can operate with load open circuit condition without __________---_-increasing the frequency to a very high value. It must be noted that the components used in the parallel branch draw very small current. By placing the parallel branch (LpCp) on the secondary-side, the leakage inductances of the HF transformer can also be used as part of resonating inductance.
If (LpCp) is placed on a tertiary winding (Fig. 2@), [16] ), then the leakage inductances can be used as part of Ls and Lp.
The converter proposed in this paper is ideally suited for high voltage output applications due to the use of capacitive output filter.
The complex ac circuit analysis presented looses accuracy in predicting the results at reduced load currents due to deviation of the waveforms from sinusoidal approximation. Further work is under progress to analyze the converter using exact method and to operate the converter in fixed-frequency mode. 
